Method for using RAM buffers with multiple accesses in flash-based storage systems

ABSTRACT

A method and system for increasing read and write performance of flash-based storage systems, by using RAM buffers with multiple accesses. The increase of read and write performance of flash-based storage system is achieved by performing “from RAM” and “to RAM” transfer operations simultaneously. According to the preferred embodiment of the present invention, the invention provides a system for enabling simultaneous data transfer from a host interface to flash media and from flash media to a host interface. It also provides for a system for synchronizing memory-to-host and flash-to-memory transfers, during the host read operation. There is further provided a system of synchronizing host-to-memory and memory-to-flash transfers, during the host write operation.

BACKGROUND OF INVENTION

[0001] 1. Introduction and Field

[0002] The present invention relates to a method for using RAM buffers with multiple accesses in flash-based storage systems. Such RAM buffers enable improved read and write performance of flash-based storage systems, achieved by overlapping read and write operations to the RAM.

[0003] 2. Prior Art

[0004] Using flash memory as a storage media commonly has the 2 following features:

[0005] 1. Data written to flash generally should be protected by error detection codes and/or error correction codes (EDC/ECC). When the data is read from the flash, EDC/ECC allow the system to determine whether an error is present, and optionally to correct it. The correction can take place in any part of the EDC/ECC-protected data, and therefore should be done in random-access memory. Hence data cannot be sent directly to the host interface (such as SCSI or ATA bus), and should first be read into the RAM. Following this process the EDC/ECC status should be examined. In the case where the EDC/ECC status indicates no error, the data can be passed along. If the EDC/ECC mechanism indicates a correctable error, a corrective action should be taken before passing data further. If the EDC/ECC mechanism indicates an uncorrectable error, this error can optionally be passed to the host interface.

[0006] 2. A write operation to the flash can also fail. However, this failure can be hidden from the host interface (such as SCSI or ATA) by writing data onto another location. In order to repeat the write operation, data arriving from the host interface should be placed into the RAM buffer prior to commencing the write operation.

[0007] These 2 features inhibit direct data transfer between the host interface and the flash media. Using memory buffer as an intermediary normally takes two consecutive transfer operations: one to the memory and one from the memory. The necessity for these two consecutive data transfers is usually accepted as a necessary evil, and is therefore operative in most flash based storage systems.

[0008] There is thus a widely recognized need for, and it would be highly advantageous to have, a system that can enable both operations to and from the memory buffer simultaneously.

[0009] The present invention describes a method of performing these two transfer operations simultaneously in a flash-based storage system, thus improving the read and write performances of the system. The system of the present invention is differentiated from known alternative technologies and solutions due to the following factors:

[0010] i) The synchronization of host-to-memory and memory-to-flash transfers, and the correct recovery from different flash-related failure operations are complicated to implement, as described in present invention.

[0011] ii) Using a RAM buffer as an intermediary for the read and write operations is common, whereas the specific described method of performing these transfer operations simultaneously with a plurality of RAM buffers is unique in flash-based systems, and is thus innovative.

[0012] iii) The present invention enables the increase of sustained read and write performance practically twofold.

BRIEF DESCRIPTION OF THE DRAWINGS

[0013] The invention is herein described, by way of example only, with reference to the accompanying drawings, wherein:

[0014]FIG. 1 is an example of a system which receives new data from the host interface to one memory buffer and simultaneously writes the preceding portion of the new data from another memory buffer into flash memory.

[0015]FIG. 2 is an example of a system which sends data to the host interface from one memory buffer and simultaneously receives the next portion of the data (to be sent) from the flash to another memory buffer.

[0016]FIG. 3 is an example of a system which sends data to the disk interface from one memory module and simultaneously receives the next portion of the data (to be sent) from the flash to another memory module. This system is similar to the system in FIG. 1, with the distinction that memory modules are located inside the flash memory controller.

[0017]FIG. 4 is an example of system which receives new data from the disk interface to one memory module and simultaneously writes the preceding portion of the new data from another memory module into flash memory. This system is similar to the system in FIG. 2, with the distinction that memory modules are located inside the flash memory controller.

[0018]FIG. 5 is similar to FIG. 1, except that the system illustrated has more than two memory buffers.

[0019]FIG. 6 is similar to FIG. 2, except that the system illustrated has more than two memory buffers.

SUMMARY OF THE PRESENT INVENTION

[0020] The present invention relates to a method and system for substantially improving read and write performance of flash-based storage systems, using a plurality of RAM buffers with multiple accesses. The increase of read and write performance of flash-based storage system is achieved by performing “from RAM” and “to RAM” transfer operations simultaneously.

[0021] According to a preferred embodiment of the present invention, the invention provides a system for enabling simultaneous data transfer between host interface and intermediate RAM Buffer and between the intermediate RAM Buffer and the flash media, comprising:

[0022] 1. A processing system for enabling interaction with a host system;

[0023] 2. At least one flash memory device for data storage;

[0024] 3. Optional means for performing Error detection by calculating syndromes or checksum or CRC (Cyclical Redundancy Checking) of the data written into flash memory and data read from flash.

[0025] 4. Optional means for performing Error correction of the data read from flash memory; and

[0026] 5. At least two RAM components with separate data buses allowing simultaneous read and write operations on each RAM component.

[0027] According to further features of the present invention, there is provided a system for synchronizing memory-to-host and flash-to-memory transfers, during the host read operation.

[0028] In addition there is provided a system for synchronizing host-to-memory and memory-to-flash transfers, during the host write operation.

[0029] According to further features of the present invention, there is provided a method for synchronizing memory-to-host and flash-to-memory transfers in a solid state storage system, during the host read operation.

[0030] In addition there is provided a method for synchronizing host-to-memory and memory-to-flash transfers in a solid state storage system, during the host write operation.

[0031] It should be understood by someone who is skilled in the art of solid state storage system development, that the inventive methods and systems described herein may be used to develop further embodiments. The above mentioned embodiments are to be seen as examples, and are in no way meant to limit the technology described herein to these examples alone.

DETAILED DESCRIPTION OF THE PRESENT INVENTION

[0032] The present invention relates to a method and system for improving performance of flash-based storage system, by using a plurality of RAM buffers with multiple accesses.

[0033] More specifically, the present invention relates to a system that performs “from RAM” and “to RAM” transfer operations simultaneously.

[0034] The principles and operation of the system and a method according to the present invention may be better understood with reference to the drawings and the accompanying descriptions, it being understood that these drawings are given for illustrative purposes only and are not meant to be limiting, wherein:

[0035]FIGS. 1 and 2 show the operation of such a system, according to the present invention. FIG. 1 is an example of a system which receives new data from the host interface 10 to one memory buffer 12 and simultaneously writes the preceding portion of the new data from another memory buffer 14 into the flash memory 16. FIG. 2 is an example of a system which sends data to the host interface 20 from one memory buffer 22 and simultaneously receives the next portion of the data-(to be sent) from the flash 26 to another memory buffer 24.

[0036] In reference to FIGS. 1 and 2, the intermediate memory consists of either 2 or more (A, B, C . . . ) logically independent memory buffers. By logical independence, it is intended that one buffer can be written into, while simultaneously, the other buffer can be read from. Physically, these buffers can be either memory components with multiplexed buses, or dual-port-RAM components. The memory components may be either separate chips, or parts of a larger integrated component. In the case of dual-port-RAM implementation, memory buffers are designated non-overlapping regions of memory inside the dual-port-RAM.

[0037] In the case where the data of a system's logical block N is written (FIG. 1) onto the flash media from memory buffer A, the data of logical block N+1 is being simultaneously received from the host interface to the memory buffer B. Here and in the following descriptions, the “logical block” stands for one or more host system transfer units (sectors). The size of the “logical block” is determined by the convenience and performance of the flash operations. For example in the case of AND or NAND-technology flash, it could be set to the page size of the used flash array. The stream of data transferred from the host is viewed by the storage system as a sequence of logical blocks N, N+1, N+2, etc.

[0038] If there are only 2 logically independent memory buffers, upon completion of the data transfer into B, software should wait for the completion of the flash write operation from A and inspect the flash write status. If the write operation has failed, it can be retried at another place of the flash media. When the write operation is successful, memory buffer A can be considered empty and, two new simultaneous transfers can be initiated: block N+1 from the memory buffer B to the flash media and block N+2 from the host interface to the memory buffer A.

[0039] If there are more than 2 logically independent memory buffers, new transfers into the memory can be started without waiting for completion of the flash write or retry operations. The new data will be received to the available empty memory buffers, C 56, D 58, and so on, as can be seen in FIG. 5. If all the empty memory buffers have been used, the waiting for completion of the flash write or retry operations shall be performed, in order to empty another memory buffer, for reception of further new data.

[0040] The data which has not yet been written successfully to the flash media (i.e. which write status has not yet been received) should not be replaced, as it may be needed to retry the failed write operation.

[0041] It should also be noted that if the size of the host system transfer unit (sector) is different from the flash array's access unit size (‘page’ in some flash technologies), the system should either record which part of the data has not been transferred from the host during the write procedure, or read this part from the flash media, possibly into the memory buffer prior to the transfer.

[0042] In case when the data of a system's logical block N+1 is read (FIG. 2) from the flash media 26 to the memory buffer A 24, the data of logical block N is simultaneously sent to the host interface 20 from the memory buffer B 22.

[0043] If there are only 2 logically independent memory buffers, upon completion of the data transfer from B, software should wait for completion of the read operation to the buffer A, then check the EDC/ECC status of the read data. If the EDC/ECC mechanism (be it software or circuitry) indicates a correctable error, a corrective action can be taken upon the data in memory buffer A, and if the EDC/ECC mechanism indicates an uncorrectable error, that error can optionally be passed to the host interface. If the correct data has been read or the corrupted data has been successfully corrected, a ‘read’ command should be issued to the flash media for the next logical block, and the flash system should wait for the new data, in order to be ready for transfer if needed. Then two new simultaneous transfers can be initiated: block N+1 from the memory module A to the host interface and block N+2 from the flash media to the memory module B.

[0044] If there are more than 2 logically independent memory buffers, new transfers into the memory can be started without waiting for completion of the transfer to host. The new data will be placed into the available empty memory buffers C 66, D 68, and so on, as can be seen in FIG. 6. If all empty memory buffers have been used, the waiting for completion of the transfer to host operation shall be executed, in order to empty another memory buffer, for reading of the following user data. The data which has not yet been successfully transmitted to the host should not be replaced.

[0045] In order to improve the read and write performances of the system the two transfer operations (to and from the memory buffers) should be truly simultaneous, which means that two different data buses will be operational simultaneously. That is of course only possible if the number of logical blocks transferred to or from the host during a particular read or write operation is more than 1.

[0046]FIG. 3 is an example of a system which sends data to the host interface 30 from one memory module 32 and simultaneously receives the next portion of the data (to be sent) from the flash 36 to another memory module 34. This system is similar to the system in FIG. 1, with the distinction that memory modules are located inside the flash memory controller 38.

[0047]FIG. 4 is an example of system which receives new data from the host interface 40 to one memory module 42 and simultaneously writes the preceding portion of the new data from another memory module 44 into flash memory 46. This system is similar to the system in FIG. 2, with the distinction that memory modules are located inside the flash memory controller 48.

[0048] The preferred embodiment of the present invention incorporates a system for synchronizing memory-to-host and flash-to-memory transfers, during the host read operation. This system comprises:

[0049] i. Memory register or variable (the term “memory register” in this context may include use of the term “variable”) for each memory buffer, which indicates the status of the buffer, where the status can be ‘empty’, ‘in process of data reception’, ‘contains data of the logical block N’ and, ‘contains corrupted data of the logical block N’.

[0050] ii. Memory-to-host control thread which, for each logical block N of data, part of which is to be transferred to the host, awaits for some memory buffer to acquire status of ‘contains the data of the logical block N’, and then initiates the data transfer of the user data to the host, upon the completion of the transfer, marks that memory buffer as ‘empty’. The term, ‘Control Thread’, here and elsewhere, relates to the software or hardware control flow related to a particular task.

[0051] iii. Flash-to-memory control thread which for each logical block N of data, part of which is to be transferred to the host, awaits for some memory buffer to acquire status of ‘empty’, optionally marks that memory buffer as ‘in process of data reception’, then issues read command to the flash memory device which contains the data. When the flash device is ready to produce the data, the control thread initiates the data transfer of the user data from the flash to the memory buffer. Upon the completion of the transfer, the thread examines the data correctness status calculated by the ECC/EDC mechanism (software or circuitry). If the data is corrupted but can be corrected, a correction algorithm can be employed. If the data residing in the buffer is correct or has been corrected, the thread marks that memory buffer as ‘contains data of the logical block N’, otherwise it marks that memory buffer as ‘contains corrupted data of the logical block N’.

[0052] iv. The flash-to-memory control thread operates independently from the memory-to-host control thread, either truly simultaneously or with preemption of control. The synchronization between the control threads is perfomed using the registers or variables of the RAM Buffer status. The process of changing this memory register or variable by a thread should be atomic, in the sense that other threads will only see the whole result of the change, and can not see the partially changed status.

[0053] The preferred embodiment of the present invention further incorporates a system for synchronizing host-to-memory and memory-to-flash transfers, during the host write operation. This system comprises:

[0054] i. Memory register or variable for each memory buffer which indicates the status of the buffer, where status can be ‘empty’, ‘in process of data reception’ or ‘contains data of the logical block N’.

[0055] ii. Host-to-memory control thread which for each logical block N of data, part of which is to be transferred from the host, awaits for some memory buffer to acquire status of ‘empty’, optionally marks that memory buffer as ‘in process of data reception’, and then initiates the data transfer of the user data from the host, upon the completion of the transfer marks that memory buffer as ‘contains the data of the logical block N’. If the data transferred from host does not coincide with flash array's access unit size (‘page’ in some flash technologies) then the thread reads from the flash the contents of the parts of the page which have not been transferred from the host.

[0056] iii. Memory-to-flash control thread which for each logical block N of data, part of which has been transferred from the host, awaits for some memory buffer to acquire status of ‘contains the data of the logical block N’, then issues write command(s) to the flash memory device(s) in accordance with the flash storage algorithm. If the write command fails, the data can be written again, possibly multiple times, possibly to different locations of the flash media, in accordance with the flash storage algorithm. If the user data has been successfully written on flash, the thread marks that memory buffer as ‘empty’, otherwise the host should be notified about the host write command failure.

[0057] iv. This memory-to-Flash control thread operates independently from the host-to-memory control thread, either truly simultaneously or with preemption of control. The synchronization between the control threads is performed by the registers or variables of the RAM Buffer status. The process of changing this memory register or variable by a thread should be atomic in the sense that other thread will only see the whole result of the change, and can not see the partially changed status.

[0058] In a further preferred embodiment of the present invention, the configuration for such a system includes the memory module inside each flash memory controller, as shown on FIGS. 3 and 4. FIG. 3 is an example of system which sends data to the disk interface from one memory module and simultaneously receives the next portion of the data (to be sent) from the flash to another memory module. The system is similar to the system in FIG. 1, with the distinction that memory modules are located inside the flash memory controller. FIG. 4 is an example of a system which receives new data from the disk interface to one memory module and simultaneously writes the preceding portion of the new data from another memory module into the flash memory. This system is similar to the system in FIG. 2, with the distinction that memory modules are located inside the flash memory controller. This can considerably simplify the design of the system. Of course, a combination of all mentioned configurations can also be implemented.

[0059] According to an alternative preferred embodiment of the present invention, these memory buffers may also serve as part of a data cache system. For example, after the data has been transferred to the host during a Read operation or has been received from host during Write operation, and if the host during subsequent Read operation requests the same data, the same data left in the buffer may be transferred to the host without accessing the flash memory. Alternatively, after the data has been received from host during Write operation, it may be left in the buffer for some time without writing it onto the flash media. This is referred to as being transferred directly to/from the host.

[0060] While the invention has been described with respect to a limited number of embodiments, it will be appreciated that many variations, modifications and other applications of the invention may be made. 

1. A system for enabling simultaneous data transfer between a host interface and flash media, comprising: i. A processing system for enabling interaction with a host; ii. At least one flash memory device for storing data of said processing system; and iii. At least two RAM components, each said RAM component with a seperate data bus, for enabling simultaneous read and write operations between said processing system and said flash memory device.
 2. The system of claim 1, further comprising Error detection (EDC) circuitry for calculating syndromes of data written into said flash memory device and data read from said flash memory device.
 3. The system of claim 1, further comprising Error correction (ECC) circuitry for correcting data read from said flash memory device.
 4. The system of claim 1, including at least two flash memory controllers, such that at least one of said RAM components resides inside each said flash memory controller.
 5. The system of claim 1, wherein said RAM components are substituted for at least one dual-port memory component.
 6. The system of claim 1, wherein said RAM components are integral parts of a larger integrated circuit.
 7. The system of claim 1, wherein said RAM components form at least a part of a data cache system, such that after said data has been transferred to a host during Read operation, and if said host during subsequent Read operation requests same said data, same said data left in said RAM components is transferred directly to said host system.
 8. The system of claim 1, wherein said RAM components are at least a part of a data cache system, such that after said data has been received from a host during Write operation, and if said host during subsequent Read operation requests same said data, same said data left in said RAM components is transferred directly from said host system.
 9. A system for synchronizing memory-to-host and flash device-to-memory data transfers in a solid state storage system, during the host read operation comprising: i. A plurality of memory buffers for storing data between the host system and the flash device; ii. A memory register for each said memory buffer, for indicating status of said buffer, such that said status is used for synchronization of memory-to-host and flash-to-memory control threads; iii. A memory-to-host data transfer control thread, for initiating data transfer of user data to a host, and, upon completion of said data transfer, for marking said memory buffer as empty; and iv. A flash-to-memory control thread for issuing a read command to the flash memory device which contains said data, following which, when the flash device is ready to produce said data, initiating said data transfer of user data from the flash to said memory buffer.
 10. The system of claim 9, wherein said flash-to-memory control thread operates independently from said memory-to-host control thread.
 11. The system of claim 9, wherein step iii. comprises the steps of: a) Upon completion of said transfer, examining data correctness status, calculated by an Error Detection Mechanism; b) If said data is corrupted and can be corrected, employing a correction algorithm; and c) If said data residing in said memory buffer is correct, marking that memory buffer as containing data of a particular logical block; and d) If said data residing in said memory buffer is incorrect, marking that memory buffer as containing corrupted data.
 12. The memory register of claim 9, wherein said status indicates a current state of said each memory buffer, including: (i) an empty state, which is available for reception of new data; (ii) a state whereby the system contains data of a particular logical block; and (iii) a state whereby the system contains corrupted data of said logical block.
 13. A system of synchronizing host-to-memory and memory-to-flash device data transfers in a solid state storage system, during the host write operation, comprising: i. A plurality of memory buffers for storing data between the host system and the flash device; ii. A memory register for indicating status for each said memory buffer; such that said status is used for synchronization of host-to-memory and memory-to-flash control threads; iii. A host-to-memory data transfer control thread, which for each particular logical block of data, part of which is to be transferred from the host, awaits for some memory buffer to acquire an empty status, and then initiating a data transfer of user data from said host, such that on completion of said transfer, said data transfer control thread marks said memory buffer as containing the data of said particular logical block. iv. A memory-to-flash data transfer control thread which for each particular logical block of data, part of which has been transferred from said host, awaits for some memory buffer to acquire a status of containing the data of said particular logical block, issuing at least one write command to at least one of the flash memory device in accordance with a flash storage algorithm.
 14. The system of claim 13, wherein said memory-to-Flash control thread operates independently from the host-to-memory control thread.
 15. The memory register of claim 13, wherein said status indicates a current state of said each memory buffer, including: (i) an empty state, which is available for reception of new data; and (ii) a state whereby the system contains data of a particular logical block.
 16. The system of claim 13, wherein function of said host-to-memory data transfer control thread further comprises the step of: if the data transferred from said host does not coincide with access unit size of said flash array, reading from the flash part of said data contents which have not been transferred from said host.
 17. A method for synchronizing a memory-to-host and a flash device-to-memory data transfer in a solid state storage system, during the host read operation, comprising the steps of: i. providing a plurality of memory buffers, for storing data between the host system and the flash device; ii. commanding a memory register for each said memory buffer, to indicate status of said memory buffer; iii. commanding a memory-to-host data transfer control thread, for each logical block being transferred, to wait for said memory buffer to acquire a status of whereby data of a logical block is contained, following which data transfer of said logical block to said host is initiated, upon the completion of which said control thread marks said memory buffer as empty; and iv. commanding a flash-to-memory data transfer control thread, for each logical block of data, to wait for some said memory buffer to acquire a status of being empty, then issuing a read command to the flash memory device which contains said data; v. when said read command is complete, and when the flash memory device is ready to produce said data, initiating a data transfer of said user data to said memory buffer, by said flash-to-memory data transfer control thread.
 18. The method of claim 17, wherein commanding a memory register further entails commanding a variable for each said memory buffer.
 19. The method of claim 17, further comprising the steps of: a) examining correctness status of said data; b) if said data is corrupted but can be corrected, employing a correction mechanism; c) if said data residing in said buffer is correct, marking said memory buffer as containing data of the logical block; and d) if said data is corrupted, marking said memory buffer as containing corrupted data of the logical block.
 20. A method for synchronizing host-to-memory and memory-to-flash transfers in a solid state storage system, during the host write operation, comprise the steps of: i. providing a plurality of memory buffers, for storing data between the host system and the flash device; ii. commanding a memory register for each memory buffer, to indicate status of said memory buffer. iii. commanding host-to-memory data transfer control thread, for each logical block, to wait for some said memory buffer to acquire an empty status, and then initiating a data transfer of user data from said host, upon the completion of said data transfer marks that said memory buffer as containing the data of said logical block, whereafter if said data transferred from said host does not coincides with access unit size of the flash array, then said thread reads from the flash device contents of parts of a page which has not been transferred from said host; iv. commanding memory-to-flash data transfer control thread, for each logical block of data, to wait for some said memory buffer to acquire status of containings data of a particular logical block, then issuing at least one write command to the at least one flash memory device in accordance with a flash device storage algorithm, subsequently if a write command fails, said data can optionally be written again to a different location, in accordance with said flash device storage algorithm, such that if said user data has been successfully written on flash, said thread marks said memory buffer as being empty, otherwise notifies said host about write command failure.
 21. The method of claim 20, wherein commanding a memory register further entails commanding a variable for each said memory buffer. 